Abstract
Introduction
With the continuous development of integrated circuit manufacturing process, a single chip integrates increasing number of transistors. The number of transistors integrated on a single chip is increasing, and the chip operating frequency is upgrading. All these bring many new challenges to test, the large amount of test data is one of challenges that test must face. Test data increases exponentially year by year.
Large amount of test data leads to the following questions: (1) the bandwidth between hard drive and automatic test equipment (ATE) is limited. This makes the time test data is transmitted to the ATE from the hard disk is larger than the time test data is transmitted from the ATE to the circuit under test (CUT), and will lead to the load time in waiting for test data from the hard disk to ATE, is longer. (2) ATE's limited storage capacity makes the test data must be cut, or multiple loaded. If cutting test data, it will result in lower test quality; If the test data is repeatedly overloaded, it will increase the test time. (3) Bandwidth between the ATE and the CUT is limited, so test data's load time from ATE to the CUT memory can not be reduced. All these lead to the increase in the cost of test,so there is an urgent need to reduce test data volume.
The research on the test data reduction technology can be summarized into three areas: Test Set
Compact (TDC)、Built-in Self-Test (BIST)、Built-off Self-Test (BOST). Test set compact technology mainly through Test Tubes whose crunch part have don't care bits, In the case of the same fault coverage, reduce the number of test vectors to reduce test data volume. The advantage is that this need not require additional hardware cost inputs. Although the test set compact technology's goal is the pursuit of minimizing test set, the problem has been identified as NP-complete problem [2] . Although a number of heuristic algorithms can be solved, it is difficult to obtain the optimal solution. And the solution also can not be proved to be optimal. In addition, the shortcomings of the technology are that its non-model fault coverage may be affected. After compact, the data amount of test set is still very large, and can not be directly stored and transmitted, it need to be further compressed.
Built-off self-test technology is appropriately dividing test resources, and move part of the test resources, such as test data, to outside chip, thereby reducing cost of test. Among them, coding based compression technology is a typical built-off self-test technology. Coding based compression technology firstly compresses pre-computed test vector, and stores it in the ATE. While testing, the compressed test vectors are sent to the decompressed circuit on the chip through test equipment, and through the decompression circuit, restore the test vectors whose corresponding specified position is the same with original test vectors, and applied it to tested circuit to complete the test. According to the original data and compressed data's volume's change relationship, Coding based compression technology can be divided into five categories: fixed-length to fixed-length coding method [3] , fixedlength to variable-length coding method [4, 5] , variable-length to fixed-length coding method [6] , variablelength to variable-length coding method [7] [8] [9] [10] [11] , and mixed method of fixed and variable length [12] [13] [14] . This technique's advantages are independent of test circuit, and can operate directly on the test set, without the need to understand the internal structure of the test circuit. However, due to the complexity's existence between this technology and the ATE protocol's Communicate, and synchronization difficulty problem, this technology is still in research stage, and has not used in the industry.
The basic idea of BIST is using chip its Test Pattern Generator (Test Pattern Generator, TPG), directly generated test vectors in the chip, and reduce the requirements for ATE. BIST techniques can reduce the requirements for ATE, even gets rid of ATE, and can conduct online testing, so BIST techniques have been widely used. LFSR-based BIST structure is widely used because of its simplicity, such as, Mentor Graphics corporation's TestKompress tools [15] and Cadence corporation's SmartBIST tools [16] . These tools are all based on LFSR re-seeding. The people who first proposed using the LFSR to compress the test vector is Koenemann [17] , The core idea is encoding specified test set into LFSR seeds, In the test application process, seeds as the initial state of LFSR,and automatically expand into the target test vector. This process will change a long test vector into a relatively short LFSR seeds to store, so as to achieve the purpose of test data compression.
Because there is a large number of don't care bits in test set, using LFSR to store the seeds can get a good experimental results. However, due to every test vector contains specified digit is very different, To successfully encode the entire test set, seed length is restricted by test vectors containing most specified digit number, That is constrained by S max [17] . Whether LFSR encoding is success, is related with the worst-case test set, not the best-case. Obviously, if we can reduce the value of S max , we can reduce the degree of LFSR, which can reduce the seed storage median, and also can improve coding efficiency of the test data.
This paper, in connection with this idea, propose a kind of schema dividing test vectors by power frequency, this schema can make each piece's number of specified digit be very close. At this time seeking the corresponding LFSR seeds, its effect is best.
This scheme's implementation strategy
As mentioned before, if the number of specified bits of test vector in test set, is very approaching, that S max =S min (S min is the least specified digit of single test vector in test set), seed's selection is optimal. Therefore, reducing the number of specified bits in each vector can effectively improve the coding results. This scheme's basic idea is re-segment the test set, makes specified digit in each segment be closely as possible, but not more than a specified constant k , Where the value k is determined by the hardware spending. As each piece's specified digit is closer, so using LFSR reseeding, effect is the best.
This algorithm is divided into two steps, the first step is re-segmenting the original test set, and statistics each segment's length. The second step is Seeking seed for each segment, and coding. The algorithm's first part's flow chart is shown in Figure 1 . The main steps are as follows:
(1) First read the entire test set and let test vectors end to end.
(2) According to hardware spending, select the appropriate constant k. (3) Initialization section length，let section length as l. (4) In this segment, count the number of specified digit t.
(5) If the number of specified digit in this segment is less than constant k (If the rest of the data is less than l bits, padded with irrelevant bits to l bits) , double the size of l, that l=2l，skip to step(4); if the number of specified digit in this segment is more than constant k, reduce l by half, that l=2/l，skip to step (6) ; if the number of specified digit in this segment is equivalent with constant k，skip to step (6) .
(6) Count this segment length, delete this segment from entire test set, if the remaining test data is empty, skip to step(7)，Otherwise skip to step (3) . (7) Finish.
After the end of the first step, obtains the data after dividing segment, and the corresponding segment long, in order to facilitate the expression, record the most number of specified digit in all segments after dividing as S max , record the least segment length as l min .
Part two, mainly seek seed for each block, encode segment length, the flow chart is shown in Figure  2 . Main steps:
(1) Select the first block; get the block data and the corresponding block length l. The following specific example illustrates a segmentation and seeding process, Shown in Figure 3 . Without loss of generality, assume that the original test data as follows: T D ={0x1xxx1xxxxxxxxxxx0 xxxxxxxxxxx, 000x1x0x1xx1x00xx00x1x0x1xxxxx, 0x0x1x0xxxxxx xx xxxxxxxxxxxxxxx},
Figure 1. Test set Segmentation flow chart
According to the traditional LFSR seeding method, we need to use LFSR of degree 11, The corresponding seed is {00001000110, 01110110000, 00000010000}, A total of 33 storage space required. Shown as Figure 3 (a) .
First, merge the test set T D into a single sequence T M =0x1xxx1xxxxxxxxxxx 0xxxxxx xxxxx00 0x1x 0x1x x1x 00 xx00x1x0x1xxxxx 0x0x1x0xxxxxxxxxxxxxxxxxxxxxxx, shown as Figure 3(b) .
Without loss of generality, suppose k = 8 (After split, each segment is not greater than, and closest to 8), first select i = 3, that current segment length is 8, obtain the number of specified digit is 3, 3<k, increase i, until i=6, this moment the number of specified digit is 20, 20>k, back once a time, so i=5, that current segment length is 6, set this segment (0-31) to a vector, and set minimum value of the current position prelast = 31 and i=5 as minI , so minI=5. dividing the remaining data as this method, This process continues until all of the T M was divided, at last, divide the data as three vector, the number of specified digit are 6,8,8, the corresponding I are 5, 4, 6，minI=4. The dividing process is shown in Figure 3 (c) .
The last three vector are: {0x1xxx1xxxxxxxxxxx0xxxxxxxxxxx00, 0x1x0x1xx1x00xx0, 0x1x0 x1x xxxx0x0x1x0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx}, The last vector pads with independent position in its final to 2 6 = 64. At this point, using a LFSR of 5 degree to reseed this three vectors, the corresponding seeds are: {01100, 00110, 01100}, shown in Figure 3 Finally the length of each vector are: 2 5 , 2 4 , 2 6 ，As the length of each vector is different, so we need to encode the length of each vector. Here, we use the relative encoding approach, record the minimum length as the default value, does not directly encode, However after comparing the length of each vector with the default values, then encode the relative value of n. As for the first vector, its length is l = 2 5 , its relative value n = 2 5 /2 4 =2 1 , so only need to encode 1. In order to simplify coding, and facilitate follow-up decompression control, using a simple t 1 add one 0 to express, and t=log 2 n.such as the first vector, its relative value is 2 1 , the encoding of this vector's length is 10; the second vector, its relative value is 2 4 /2 4 =1=2 0 , its length encoding is 0,that zero 1 add one 0; the third vector, its relative value is 2 6 /2 4 =1=2 2 , its length encoding is 110, shown as figure 3(e) . The final storage data should be vector's length add corresponding seeds, its data is {10 01100, 0 00110, 110 01100}, its Italics part is the length information of vector, normal display parts are corresponding LFSR seeds, shown as figure 3(f) below. Now only 21 of storage, compared to the traditional LFSR 33 storage space needed,we have saved 12-bit memory space.
Overall integrated processes
This scheme's overall integrated processes are shown below: (1) Select LFSR and expect generating random patterns number N, do fault simulation on initial N random pattern, find out testability fault. For difficult testability fault set, run ATPG, find out the corresponding hard fault set F hard , this hard fault set is a specified test set, record as 
,……, until find the number of specified digit which is equal or less than and closest to the constant k. in subsequence's length 
, so the data between the front of T M and the sub-sequence whose length is
,is wanted data segment; record the remaining data sequence as T M . (4) Repeat steps (3) on T M , This process must be continuing until T M is empty. That is, all data are divided. If the last sub-sequence's length is less than segment length in front, fill the last sub-sequence with independent bit in its final position, and make it the shortest segment; otherwise fill the last subsequence to a power of 2 times with independent bit.
(5) After dividing, do LFSR reseed on the data, and calculate each segment's corresponding seed. (6) Relatively encoding every segment length. Relative encoding use segment length value and the minimum length value of the business section of the log.
(7) Cascade relative segment length coding and corresponding seed,thencan we can get the final compressed data.
(8) In test process, segment length coding and corresponding seed through control circuit and LFSR, expand into a target test set.
Hardware decompression structure
The final decompression structure is shown as figure 4 . The structure consists of a LFSR, a seed counter, a bit counter, a pattern counter, a shift register and the corresponding control circuit. Seed counter is used to control when to sow seed. Bit counter and the pattern counter, respectively correspond scanning chain length and test vector's number. Compressed data under control circuit is broken down into two parts, one Part is the seed, for sowing LFSR, and another part is control bit, for controlling corresponding LFSR sowing length, that is LFSR reseeding cycle. Pattern counter is driven by the bit counter, bit counter count one cycle and then drive pattern counter counts once. When sowing, seed counter moves into value represented by control bits, At this point bit counter and pattern
Experimental results and analysis
In order to assess this paper proposed scheme, the author does an experiment on part of the ISCAS-89 standard circuit. Only do experiment on circuit having not-tested fault after10000 random scheme. We use the ATPG, generate specified test cube for hard fault.
In order to verify the compression effect of the scheme, the author compare this scheme and similar scheme, such as hybrid coding scheme, LFSR reseeding scheme based on part of the test vector dividing and LFSR reseeding scheme based on odd-even dividing. The results are shown in Table 1 . Table 1 . The experimental result of exponent dividing based scheme
In Table 1 , the first column is ISCAS89 standard circuit's circuit name, the second column is data volume of corresponding hard fault set, the third column is data volume after this scheme compressed, and the firth column is compression ratio. The fifth and sixth column respectively is compressed data volume and compression ratio of LFSR reseeding scheme based on part of the test vector dividing. The seventh and eighth column respectively is compressed data volume and compression ratio of LFSR reseeding scheme based on odd-even dividing. The ninth and tenth column respectively is compressed data volume and compression ratio of hybrid coding scheme.
As seen from Table 1 , the six circuits in the ISCAS89 standard circuits, the compression effect received from this scheme, only s5378 circuit is a bit slightly than LFSR reseeding scheme based on odd-even dividing, other circuits in the compression effect are better than other scheme.
The average difference between compression efficiency of this scheme and LFSR reseeding scheme based on part of the test vector dividing, is 1.16%; the average difference between compression efficiency of this scheme and LFSR reseeding scheme based on odd-even dividing, is 0.22%; the average difference between compression efficiency of this scheme and hybrid coding scheme, is2.32%.
For the six standard circuits, this scheme can less store 34042 bit compared with LFSR reseeding scheme based on part of the test vector dividing; this scheme can less store 7130 bit compared with LFSR reseeding scheme based on odd_even dividing; this scheme can less store 25663 bit compared with hybrid coding scheme.
From the experimental results we can be seen, this scheme in compression effect, has a strong advantage.
Conclusion
This paper propose a LFSR reseeding scheme based on exponent dividing, this scheme has a outstanding feature of high compression rate of test data and small hardware spending. this scheme through the method of redividing the original test set by a power of 2 times, makes specified digit of every segment be very close, reduces Smax, thus improves the coding efficiency and data compression, so LFSR reseeding method's advantages in test data compression respect ,is more deepen.
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